


1/7




[illegible]

FIG. 3

The diagram illustrates an LSI chip with two main power supply regions: a MAIN POWER SUPPLY REGION (18) and a BACKUP POWER SUPPLY REGION (19). The chip includes a POWER SUPPLY CUT-OFF CONTROLLER (17) and a BUILT-IN SRAM (27a) with a SCANNING INFORMATION STORAGE PORTION (27). A SCANNING CONTROL CIRCUIT (23) generates a SCANNING CLOCK (21) and a SCANNING MODE SIGNAL (23). A SERIAL-PARALLEL CONVERSION CIRCUIT (28) receives the SCANNING MODE SIGNAL (23) and outputs a CLOCK STOPPING SIGNAL (24). A CLOCK STOPPING CIRCUIT (24) generates a CLOCK STOPPING SIGNAL (24). A SELECTOR (SEL) (29) receives the CLOCK STOPPING SIGNAL (24) and outputs a signal (27) to the BUILT-IN SRAM (27a). The BUILT-IN SRAM (27a) is connected to the POWER SUPPLY CUT-OFF CONTROLLER (17) and the SERIAL-PARALLEL CONVERSION CIRCUIT (28). The SERIAL-PARALLEL CONVERSION CIRCUIT (28) is connected to the SCANNING CONTROL CIRCUIT (23) and the BUILT-IN SRAM (27a). The POWER SUPPLY CUT-OFF CONTROLLER (17) is connected to the MAIN POWER SUPPLY REGION (18) and the BACKUP POWER SUPPLY REGION (19). The chip also includes a SCANNING INFORMATION STORAGE PORTION (27) and a SERIAL-PARALLEL CONVERSION CIRCUIT (28).

FIG.4




FIG.5




FIG. 6




FIG. 7
(PRIOR ART)

